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Abstract—Thermal issues are one of the primary chal-
lenges in 3-D integrated circuits. Thermal through-silicon
vias (TTSVs) are considered an effective means to reduce
the temperature of 3-D ICs. The effect of the physical
and technological parameters of TTSVs on the heat trans-
fer process within 3-D ICs is investigated. Two resistive
networks are utilized to model the physical behavior of
TTSVs. Based on these models, closed-form expressions are
provided describing the flow of heat through TTSVs within
a 3-D IC. The accuracy of these models is compared with
results from a commercial FEM tool. For an investigated
three-plane circuit, the average error of the first and
second models is 2% and 4%, respectively. The effect
of the physical parameters of TTSVs on the resulting
temperature is described through the proposed models.
For example, the temperature changes non-monotonically
with the thickness of the silicon substrate. This behavior is
not described by the traditional single thermal resistance
model. The proposed models are used for the thermal
analysis of a 3-D DRAM-𝜇P system where the conven-
tional model is shown to considerably overestimate the
temperature of the system.
Index Terms—3-D ICs, Thermal through-silicon via
(TTSV), thermal resistance, heat conductivity.
I. INTRODUCTION
In 3-D integrated circuits, thermal issues are forecast to be
a major challenge. This situation is due to the high power
density, the low thermal conductivity along the primary heat
transfer path, and the smaller footprint area of the circuit
attached to the heat sink [1]–[3].
Several techniques have been developed to facilitate the
heat transfer within 3-D circuits to reduce the temperature,
such as thermal through-silicon via (TTSV) planning [4],
[5], thermal wire insertion, liquid cooling, and thermal-driven
floorplanning [3], [6]. TTSVs are vertical vias used only to
convey heat. Using thermal vias to facilitate the transfer of
heat has been traditionally utilized in the design of packages
and printed circuit boards [7]. Several papers have demon-
strated that TTSVs can alleviate the thermal problem in 3-
D IC designs [4], [5]. Analyzing how the TTSVs affect the
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developed temperature in 3-D ICs is important for efficient
TTSVs insertion. The thermal properties of TTSVs, in turn, are
determined by several physical and technological parameters.
The traditional approach is to thermally model a TTSV
as a vertical lumped thermal resistor in each physical plane,
which is proportional to the length and inversely proportional
to the diameter of the TTSV [1], [7]–[9]. The TTSV is
considered as a one-dimensional (1-D) network implying a
flow of heat only in the vertical direction towards the heat
sink of the system. This method is shown to be insufficient in
capturing the thermal behavior of the TTSVs since the lateral
heat transfer through these structures is neglected. Compact
thermal models can capture the heat transfer in all directions
by representing a circuit with a set of nodes connected with
thermal resistors [10], [11]. Alternatively, a highly accurate
and common mesh-based method to analyze the thermal
behavior of a system including TTSVs is the finite element
method (FEM). Nevertheless, neither the compact models nor
the FEM approaches offer a link between the heat transfer
process and the physical parameters of the TTSVs.
To accurately describe and offer insight about the thermal
properties of these structures, novel analytical thermal models
for the TTSVs are presented in this paper. These models
include the most important physical and technological param-
eters related to TTSVs, such as the thickness of the insulator
liner and the thickness of silicon layers.
A thermal TSV is modeled as a compact resistive network
rather than a single resistor. The accuracy of the resulting
models is verified by the COMSOL Multiphysics tool [12].
The effect of the parameters related to TTSVs on temperature
reduction is discussed through simulations in [13], [14]. There
is, however, no analytical method to describe and quantify
these effects.
The remainder of the paper is organized as follows. The
proposed analytical thermal model of TTSVs is introduced in
Section II. A distributed model without fitting coefficients is
presented in Section III. The effect of the TTSV parameters
on the temperature of 3-D circuits is presented in Section IV
along with a case study of a 3-D DRAM-𝜇P system. The
conclusions are drawn in Section V.
II. THERMAL ANALYSIS OF TTSVS
The traditional thermal model of a TTSV only considers the
vertical transfer of heat through TTSVs. Consequently, a single
thermal resistance is assumed to suffice. Alternatively, the
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Fig. 1. A segment of a three-plane 3-D IC with a TTSV, where (a) is the
geometric structure and (b) is the cross section. The footprint area of the
circuit is denoted by 𝐴0. Three paths of heat transfer are depicted with the
dashed lines.
compact models consider heat conveyed in all directions for
full-circuit analysis [10]. An improved steady-state analytical
model integrating the advantages of these two approaches is
presented in this section.
3-D ICs utilizing wafer bonding technology are considered
[6]. A segment of a typical three-plane 3-D circuit with a
single TTSV is illustrated in Fig. 1. The physical structure
is illustrated in Fig. 1(a). The cross section of the circuit
and the temperature distribution from COMSOL Multiphysics
is illustrated in Fig. 1(b). Although for different fabrication
technologies the materials and geometries of the circuit can
vary, the underlying structure remains the same.
As labeled in Fig. 1(a), each plane of the circuit consists of
three layers describing the silicon substrate (Si), the inter layer
dielectric (ILD) and metal interconnects (𝑖.𝑒., BEOL), and the
bonding layer, respectively. The heat sources include the power
generated by the active devices on the top surface of the Si
substrates and the Joule heat generated by the interconnects
surrounded by the ILD. The cross section of Fig. 1(a) and the
temperature distribution is illustrated in Fig. 1(b). Different
paths of the flow of heat are depicted with the dashed lines in
Fig. 1(b).
The proposed thermal resistance network (Model A) de-
scribing the thermal conductance of TTSVs is illustrated
in Fig. 2. Due to the similarity between heat transfer and
electrical current flow [10], the heat sources are modeled
as current sources (𝑞1 - 𝑞3 in Fig. 2) and the temperature
is analogous to the voltage at a node. In Fig. 2, 𝑇0 - 𝑇5
are used to denote the difference between the temperature in
different planes and the temperature at the bottom of the first
plane, which is adjacent to the heat sink and is considered
as a reference temperature. A voltage source and/or another
resistor can be included to describe the ambient temperature
and/or the thermal resistance of the package. These elements,
however, are not required for modeling the thermal behavior
of the TTSVs (but rather for the temperature rise within a 3-D
IC). In the proposed model, a TTSV is considered as a stack
of TSVs through all the planes, as depicted in Fig. 2. Based
ILD2
Si2
ILD1
Si1
ILD3
Si3
R8
R6
R5
R2
R3
q1
q2
q3
T1 T2
T3
T4
T5
R7
R4
R1
R9
Bond1
Bond2
Rs
T0
silicon siliconfilling materialliner liner
Fig. 2. Thermal model of a TTSV in a three-plane circuit (Model A).
on Kirchhoff’s Current Law (KCL),
𝑞3 =
𝑇5 − 𝑇3
𝑅7
+
𝑇5 − 𝑇4
𝑅8 +𝑅9
, (1)
𝑞2 +
𝑇5 − 𝑇3
𝑅7
=
𝑇3 − 𝑇4
𝑅6
+
𝑇3 − 𝑇1
𝑅4
, (2)
𝑇3 − 𝑇4
𝑅6
+
𝑇5 − 𝑇4
𝑅8 +𝑅9
=
𝑇4 − 𝑇2
𝑅5
, (3)
𝑞1 +
𝑇3 − 𝑇1
𝑅4
=
𝑇1 − 𝑇2
𝑅3
+
𝑇1 − 𝑇0
𝑅1
, (4)
𝑇1 − 𝑇2
𝑅3
+
𝑇4 − 𝑇2
𝑅5
=
𝑇2 − 𝑇0
𝑅2
, (5)
𝑇0 = 𝑅s
3∑
𝑖=1
𝑞𝑖. (6)
The resistances 𝑅2, 𝑅5, and 𝑅8 are the thermal resis-
tances of the filling material (𝑒.𝑔., copper) of the TTSV.
The resistances 𝑅3, 𝑅6, and 𝑅9 denote the lateral thermal
resistances of the insulator liner (𝑒.𝑔., SiO2) of the TTSV.
The resistances 𝑅1, 𝑅4, and 𝑅7 denote the thermal resistances
of the surroundings of the TTSV (see Fig. 1(a)) for each
of the three physical planes. The thermal resistance of the
silicon substrate of the first plane is denoted by 𝑅s due to the
considerably different thickness of the substrate. These thermal
resistances based on the physical parameters of the TTSVs are
determined by
𝑅1 =
1
𝑘1𝐴
(
𝑡D
𝑘D
+
𝑙ext
𝑘Si
), 𝐴 = 𝐴0 − 𝜋(𝑟 + 𝑡𝐿)2, (7)
𝑅2 =
𝑡D + 𝑙ext
𝑘1𝑘f𝜋𝑟2
, (8)
𝑅3 =
𝑡L∫
0
1
2𝜋𝑘L(𝑡D + 𝑙ext)(𝑟 + 𝑥)
𝑑𝑥 =
ln(𝑟 + 𝑡L)− ln 𝑟
2𝜋𝑘2𝑘L(𝑡D + 𝑙ext)
,(9)
𝑅4=
1
𝑘1𝐴
(
𝑡D
𝑘D
+
𝑡Si2
𝑘Si
+
𝑡b
𝑘b
), (10)
𝑅5=
𝑡D + 𝑡Si2 + 𝑡b
𝑘1𝑘f𝜋𝑟2
, (11)
𝑅6=
ln(𝑟 + 𝑡L)− ln 𝑟
2𝜋𝑘2𝑘L(𝑡D + 𝑡Si2 + 𝑡b)
, (12)
𝑅7=
1
𝑘1𝐴
(
𝑡D
𝑘D
+
𝑡Si3
𝑘Si
+
𝑡b
𝑘b
), (13)
𝑅8=
𝑡Si3 + 𝑡b
𝑘1𝑘f𝜋𝑟2
, (14)
𝑅9=
ln(𝑟 + 𝑡L)− ln 𝑟
2𝜋𝑘2𝑘L(𝑡Si3 + 𝑡b)
, (15)
𝑅𝑠=
𝑡Si1 − 𝑙ext
𝑘1𝑘Si𝐴0
. (16)
The footprint area of the investigated structure is denoted
by 𝐴0, as shown in Fig. 1(a). The radius of the TTSV and
the thickness of the insulator liner are denoted by 𝑟 and 𝑡L,
respectively. The thickness of the silicon substrate, the BEOL
layer, and the bonding layer are denoted by 𝑡Si, 𝑡D, and 𝑡b,
respectively. The thermal conductance of these layers, the liner
and filler materials of the TTSV are denoted by 𝑘Si, 𝑘D, 𝑘b,
𝑘L, and 𝑘f, respectively. Since the horizontal heat transfer
is more complex than the paths described by 𝑅3, 𝑅6, and
𝑅9, the fitting coefficients 𝑘1 and 𝑘2 are used to decrease
the discrepancy of the model from FEM simulations. If the
TTSV extends into the silicon substrate in the first plane, this
extended segment is denoted by 𝑙ext.
Substituting (7)-(16) into (1)-(6), the resulting temperature
in the three planes can be determined. Due to the space limita-
tions, the expressions of the resulting closed-form solutions for
temperatures are not listed herein. Note that Model A can be
extended to any number of planes. For a 3-D IC consisting of
𝑁 planes, the TTSVs in the first plane are modeled by 𝑅1−𝑅3.
The TTSVs in the 𝑁 th plane are modeled by 𝑅7 − 𝑅9. The
TTSVs in other planes are modeled similar to 𝑅4 −𝑅6.
III. DISTRIBUTED THERMAL TSV MODEL
As mentioned before, the fitting coefficients 𝑘1 and 𝑘2 are
required in Model A. This situation is due to the transfer of
heat within one plane, which is modeled by three primary
paths 1, 2, and 3, as shown in Fig. 1(b). To eliminate the need
of fitting coefficients, Model A is extended to a distributed
TTSV model (Model B). The lumped thermal resistors of
each plane in Model A are replaced by distributed segments of
thermal resistors. The resulting structures in the second plane
are illustrated in Fig. 3. As demonstrated in this section, this
model can be used to capture the thermal behavior of TTSVs
with reasonable accuracy without curve fitting.
As illustrated in Fig. 3, the second plane is modeled by 𝑛2
𝜋-segments. There are 𝑛D2 segments for the ILD layer and
𝑛S2 segments for the silicon layer, where 𝑛2 = 𝑛D2 + 𝑛S2.
For an 𝑁 -plane circuit, assuming there are 𝑛𝐴 𝜋-segments in
total, 𝑛𝐴 = Σ𝑁𝑖=1𝑛𝑖. Consequently, there are 2𝑛𝐴 temperature
nodes (𝑇1, ..., 𝑇2𝑛A ) and 3𝑛𝐴 resistances (𝑅1, ..., 𝑅3𝑛A ) for the
entire circuit, as exemplified in Fig. 3. The heat generated in
each plane is denoted by 𝑞𝑖 (1 ≤ 𝑖 ≤ 𝑁).
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Fig. 3. Distributed thermal model of a TTSV in the second plane (Model
B).
A set of expressions similar to (1) - (5) can be obtained
at each temperature node using KCL. For example, for 𝑇2𝑖−1
and 𝑇2𝑖 in Fig. 3,
𝑇2𝑖+1 − 𝑇2𝑖−1
𝑅3𝑖+1
− 𝑇2𝑖−1 − 𝑇2𝑖
𝑅3𝑖
− 𝑇2𝑖−1 − 𝑇2𝑖−3
𝑅3𝑖−2
= 0, (17)
𝑇2𝑖+2 − 𝑇2𝑖
𝑅3𝑖+2
+
𝑇2𝑖−1 − 𝑇2𝑖
𝑅3𝑖
− 𝑇2𝑖 − 𝑇2𝑖−2
𝑅3𝑖−1
= 0. (18)
Consequently, a linear equation array can be obtained for a
3-D circuit,
A× 𝑇 = ?⃗?. (19)
In (19), 𝑇 is a 2𝑛A×1 vector corresponding to the temperatures
[𝑇1, 𝑇2, ..., 𝑇2𝑛A ]
′
. A is a 2𝑛A × 2𝑛A matrix generated from
the KCL expressions similar to (17) and (18). ?⃗? is a 2𝑛A × 1
vector corresponding to the heat input at each 𝜋-segment,
∀1≤𝑖≤2𝑛A 𝑏𝑖 ∈ ?⃗?, 𝑏𝑖 =
{
𝑞𝑗/𝑛D𝑗 , if 𝑏𝑖 ∈ 𝑗th ILD,
0, otherwise.
(20)
The notation ”𝑏𝑖 ∈ 𝑗th ILD” implies that the node to which
the 𝑖th expression corresponds is in the 𝑗th ILD layer.
The resistances (𝑅1, ..., 𝑅3𝑛A ) are the distributed resistances
within each plane. For the 𝑖th segment within the 𝑗th plane, the
related resistances are determined as follows,
∀1 ≤ 𝑖 ≤ 𝑛A, 𝑅3𝑖−1 = 𝑅M𝑗/𝑛𝑗 , 𝑅3𝑖 = 𝑛𝑗𝑅L𝑗 , (21)
𝑅3𝑖−2 =
⎧⎨
⎩
𝑅ILD𝑗/𝑛D𝑗 , if 𝑅3𝑖−2 ∈ 𝑗th ILD,
𝑅S𝑗/𝑛S𝑗 +𝑅B𝑗 , for the 1st segment in S𝑗 ,
𝑅S𝑗/𝑛S𝑗 , otherwise.
The horizontal resistance of the liner, the vertical resistances
of the metal, the ILD, the silicon, and the bonding layer in
the 𝑗th plane are denoted by 𝑅L𝑗 , 𝑅M𝑗 , 𝑅ILD𝑗 , 𝑅S𝑗 , and 𝑅B𝑗 ,
respectively. These resistances are obtained similar to (7) -
(15) without 𝑘1 and 𝑘2.
Due to the limited space, the solution of the linear equation
array (19) is omitted herein. By increasing 𝑛A, the heat transfer
process related to the TTSV is more precisely described, while
the time required to solve (19) also increases. A comparison
of Model A and Model B is provided in the following section.
IV. SIMULATION RESULTS AND DISCUSSION
The proposed models are compared with the results of a
FEM tool [12]. The effect of the parameters related to TTSVs
in the heat transfer process is also discussed in this section.
Furthermore, a three-plane 3-D IC is thermally analyzed
applying the proposed models.
The materials used for the ILD and bonding layers are
assumed to be SiO2 (𝑘D = 1.4 W/(m⋅K)) and polyimide
(𝑘b = 0.15 W/(m⋅K)), respectively [6]. Since metal intercon-
nects are embedded in the ILD, the 𝑘D can be adapted to
include the effect of the metal within the ILD layer. The liner
of the TTSV is SiO2 (𝑘L = 1.4 W/(m⋅K)). The footprint area,
𝐴0, of the investigated 3-D circuit block is 100 𝜇m × 100
𝜇m. The thickness of the silicon substrate of the first plane
is 500 𝜇m and 𝑙ext = 1𝜇m. Without loss of generality, the
temperature of the bottom surface of the circuit adjacent to
the heat sink is assumed to be 27∘C. The device heat sources
are assumed to be uniformly distributed on the top surface of
each silicon substrate and the power density is 700 W/mm3
[13]. The heat generated by the interconnects is assumed to be
uniformly distributed in each ILD layer with a power density
of 70 W/mm3. The filling material of the TTSV is copper
(𝑘f = 400W/(m⋅K)). The reduction in temperature due to
the TTSV is discussed in the following subsections where
different parameters are varied. To emphasize the importance
of considering the lateral heat transfer in the analytical thermal
model of TTSV, the proposed models are also compared with
a traditional 1-D heat transfer model [1], [2], [9].
A. Effect of the TTSV diameter
The effect of the diameter of the TTSV on the temperature
reduction is discussed in this section. In the simulations, the
radius of the TTSV, 𝑟, ranges from 1 𝜇m to 20 𝜇m. The other
parameters are fixed except for 𝑡Si2 and 𝑡Si3 . Due to fabrication
limitations, the aspect ratio of the TTSV (typically lower than
ten [6], [15]) has to be adapted according to the variation of
𝑟. The plots ”Model A”, ”Model B (100)”, ”1-D”, and ”FEM”
denote the results of Model A, Model B with 100 segments in
planes 2 and 3, the traditional 1-D model, and the FEM tool,
respectively.
As illustrated in Fig. 4, the maximum temperature rise Δ𝑇
decreases as the diameter (or radius) of the TTSV increases.
When 𝑟 increases, as shown in (7)-(16), the resistances 𝑅2,
𝑅3, 𝑅5, 𝑅6, 𝑅8, and 𝑅9 significantly decrease. Consequently,
the resulting temperature 𝑇5 (see Fig. 2) decreases.
In Fig. 4, compared with the FEM, the maximum difference
(absolute value) in the steady-state temperature of Model
A, Model B (100), and 1-D model is 6%, 11%, and 21%,
respectively. The average difference is 3%, 3%, and 13%,
respectively. Model A is more accurate than Model B, since
in the first model fitting coefficients are adopted to decrease
the discrepancy. Model B, however, also achieves reasonably
high accuracy without the need of fitting coefficients. The 1-D
model also captures the relation between 𝑟 and Δ𝑇 , but the
error is higher when the aspect ratio is high. This situation is
because as the aspect ratio increases, the lateral heat transfer
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Fig. 4. Maximum temperature rise in a three-plane 3-D IC due to different
TTSV radius. 𝑡L = 0.5𝜇m, 𝑡D = 4𝜇m, 𝑡b = 1𝜇m. For 1𝜇m ≤ 𝑟 ≤ 5𝜇m,
𝑡Si2 = 𝑡Si3 = 5𝜇m; for 5𝜇m < 𝑟 ≤ 20𝜇m, 𝑡Si2 = 𝑡Si3 = 45𝜇m.
𝑘1 = 1.3, and 𝑘2 = 0.55.
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Fig. 5. Maximum temperature rise in a three-plane 3-D IC for different
thickness of the dielectric liner, where 𝑟 = 5𝜇m. The other parameters are
𝑡D = 7𝜇m. 𝑡b = 1𝜇m, 𝑡Si2 = 𝑡Si3 = 45𝜇m. 𝑘1 = 1.3 and 𝑘2 = 0.55.
becomes nontrivial as compared with the vertical flow of heat.
Consequently, neglecting path 2 (see Fig. 1(b)) introduces a
higher error.
B. Effect of the thickness of the dielectric liner
The effect of the thickness of the dielectric liner surrounding
the TTSV on the temperature reduction is discussed in this
section. The dielectric liner ranges from 0.5 𝜇m to 3 𝜇m. The
other parameters are provided in Fig. 5.
As shown in Fig. 5, the thickness of the TTSV dielectric
liner considerably affects the resulting temperature, a behavior
not captured by the conventional 1-D thermal TTSV model.
For different 𝑡L, the Δ𝑇 from FEM differs up to 11%, which
is approximately 4∘C for this specific setup.
As expressed by (9), (12), and (15), the resistances 𝑅3, 𝑅6,
and 𝑅9 increase as 𝑡L increases. The resulting temperatures,
consequently, increase significantly. These resistances 𝑅3, 𝑅6,
and 𝑅9 increase linearly with ln 𝑡L. Consequently, the change
of Δ𝑇 with 𝑡L is smaller than the change of Δ𝑇 with 𝑟. Since
the traditional TTSV model only considers vertical 1-D heat
TABLE I
THE ERROR AND RUN TIME VS. # OF SEGMENTS IN MODEL B.
Model B (1) B (20) B (100) B (500) A 1-D
Max. Error 23% 12% 6% 5% 4% 30%
Av. Error 19% 11% 4% 3% 2% 23%
Time [ms] 1 3 32 2475 - -
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Fig. 6. Maximum temperature rise in a three-plane 3-D IC due to different
thickness of the silicon substrate. The other parameters are 𝑡L = 1𝜇m, 𝑡D =
7𝜇m, 𝑡b = 1𝜇m, 𝑟 = 8𝜇m, 𝑘1 = 1.3 and 𝑘2 = 0.55.
transfer through the liner [1], [7], [8], the lateral or horizontal
heat transfer is ignored.
For various 𝑡L, different number of segments are investi-
gated for Model B. The numbers of segments within the first
plane and the other planes are (1, 1), (2, 20), (10, 100), and
(50, 500), respectively, as denoted by Model B (1) - Model B
(500). The maximum and average difference in the temperature
between the four cases and FEM are reported in Table I. The
run time for these four cases is also reported. The accuracy of
Model B increases with the number of segments within each
plane, while the run time also increases significantly.
C. Effect of the thickness of the silicon substrate
The effect of the thickness of the silicon substrate (𝑡Si2 and
𝑡Si3 ) on the temperature reduction is discussed in this section.
For 1-D heat transfer models, the temperature increases as 𝑡Si2
and 𝑡Si3 increase. The results of FEM simulations, however,
exhibit a different behavior.
The change of Δ𝑇 according to different 𝑡Si2 and 𝑡Si3 is
illustrated in Fig. 6. The thickness of the silicon substrate
ranges from 5 𝜇m to 80 𝜇m. The other parameters are listed
in Fig. 6. Δ𝑇 changes non-monotonically with the thickness
of the silicon substrates, another behavior that cannot be
described by the 1-D heat transfer model. As illustrated in
Fig. 6, within the range 5𝜇m ≤ 𝑡Si2 ≤ 20𝜇m, Δ𝑇 decreases
as 𝑡Si2 increases. For 𝑡Si2 > 20𝜇m, Δ𝑇 increases with 𝑡Si2 .
Both Model A and Model B capture this behavior.
As described by (10)-(16), the vertical thermal resistances
(𝑅4, 𝑅5, 𝑅7, and 𝑅8) in Fig. 2 increase as 𝑡Si2 and 𝑡Si3
increase, which implies that the thermal resistance along the
vertical path of the heat transfer increases. Nevertheless, the
horizontal thermal resistances described by (12) and (15) de-
crease as 𝑡Si2 and 𝑡Si3 increase, which indicates that the thermal
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Fig. 7. Maximum temperature rise in a three-plane 3-D IC due to different
thickness of the silicon substrate. 𝑡L = 1𝜇m, 𝑡D = 4𝜇m, 𝑡b = 1𝜇m, 𝑡Si2 =
𝑡Si3 = 20𝜇m, 𝑟0 = 10𝜇m, 𝑘1 = 1.3, and 𝑘2 = 0.55.
resistance along the horizontal path of the heat transfer through
the liner of the TTSV decreases. The combination of these
two effects leads to the non-monotonic change in temperature.
Consequently, thinning the silicon substrate cannot always
improve the heat transfer within a 3-D IC with TTSVs, since
wafer thinning limits the lateral spreading of heat within the
substrate [14].
As shown in Fig. 6, the average error of Model A, Model B
(100), and 1-D model is 4%, 6%, and 17%, respectively. The
maximum error is 7%, 18%, and 32%, respectively. When the
silicon layer is thin, all the models introduce a high error.
D. Effect of dividing a large TTSV into multiple thin TTSVs
The effect of dividing a large TTSV into a cluster of
thinner TTSVs on the temperature reduction is discussed in
this section. Several works have shown that by replacing a
large-diameter TTSV with a cluster of small-diameter TTSVs,
the temperature of a 3-D IC can be further reduced [13].
While dividing a TTSV into a cluster of thin TTSVs, the
total area of the metal forming the TTSVs is assumed to be
the same. As a result, if a TTSV with radius 𝑟0 is divided
into 𝑛 TTSVs, the radius of the new TTSVs is 𝑟𝑛 = 𝑟0√𝑛 . The
other parameters remain the same. In the proposed model, the
new cluster of TTSVs is modeled as an equivalent thermal
resistance network 𝑅′𝑖 (1 ≤ 𝑖 ≤ 9). Since the total metal
area within the TTSVs remains the same, the vertical thermal
resistances remain the same, 𝑅′𝑖 = 𝑅𝑖 (𝑖 ∕= 3, 6, 9). The
horizontal resistances are updated from (9) as the total lateral
surface of the TTSVs increases,
𝑅′3 =
ln(𝑡L
√
𝑛+ 𝑟0)− ln 𝑟0
2𝑛𝜋𝑘2𝑘L(𝑡D + 𝑙ext)
. (22)
𝑅′6 and 𝑅′9 are updated similar to (22). In the simulations, a
TTSV is divided into 2, 4, 9, and 16 TTSVs.
As shown in Fig. 7, Δ𝑇 decreases as a single TTSV is
divided into more TTSVs. This behavior is because as a TTSV
is divided into more TTSVs, the total lateral surface increases
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Fig. 8. A three-plane 3-D circuit with TTSVs. 𝑡L = 1𝜇m, 𝑡D = 20𝜇m,
𝑡b = 10𝜇m, 𝑡Si1 = 𝑡Si2 = 𝑡Si3 = 300𝜇m, 𝑟 = 30𝜇m, 𝑘1 = 1.6, 𝑘2 = 0.8,
and 𝑐1,2 = 3.5.
and more heat is conducted through the TTSVs. According to
(22), as 𝑛 increases, 𝑅′3, 𝑅′6, and 𝑅′9 decrease, which causes
the temperature to decrease. As depicted by the three plots, the
decrease in temperature with the number of TTSVs saturates
as 𝑛 increases. Consequently, dividing a TTSV into more and
thinner TTSVs exhibits a diminishing improvement after a
specific 𝑛.
The average error of Model A, Model B (100), and 1-D
model is 1%, 2%, and 8%, respectively. The maximum error
is 1%, 4%, and 14%, respectively. As illustrated in Fig. 7,
both of Model A and Model B correctly describe the expected
behavior of dividing a TTSV. Since the area of the metal
forming the TTSV remains the same for any 𝑛, the 1-D model
cannot describe the temperature reduction with 𝑛.
E. 3-D DRAM-𝜇P Case Study
The proposed models are used to evaluate the temperature
rise in a 3-D circuit. The physical parameters of the circuit are
based on [9], [13], where a 1-D heat transfer model is used for
the system. The circuit consists of three physical planes with
face-to-back bonding. The footprint area is 10 mm × 10 mm.
The thickness of the silicon substrate (𝑡Si) in each plane is 300
𝜇m. The power dissipated by the 𝜇P and DRAM planes is 70
W and 7 W, respectively. The TTSVs are uniformly distributed
with a density of 0.5% of the total circuit area. The proposed
models are embedded in the analytic thermal analysis model
of the system. The FEM simulation and 1-D TTSV model are
also implemented for comparison. The structure of the circuit
and the other parameters are illustrated in Fig. 8.
Since 𝑡Si = 300𝜇m, the TTSVs in the second and third
planes are divided into 1000 segments for Model B. For the
investigated 3-D circuit, the resulting maximum temperature
rise from the heat sink for Model A, Model B (1000),
FEM, and 1-D model are 12.8∘C, 13.9∘C, 12∘C, and 20∘C,
respectively. The runtime of FEM is 59 minutes. The fitting
coefficients of Model A are determined by the simulation of a
block of the investigated circuit as shown in Fig. 1, the runtime
of which is 1.9 minutes. The runtime for Model B (1000) is
8.5 seconds. As demonstrated by this example, the proposed
models are efficient and reasonably accurate while the 1-D
model is highly inaccurate even for this first-order analysis.
V. CONCLUSIONS
Two analytic models for TTSVs are presented. Model A
is more accurate in estimating the effect of the parameters
of TTSVs on the temperature reduction. Model B provides
concise expressions to estimate this effect without any fitting
coefficients. The accuracy of these models is compared with
FEM simulations. For an investigated three-plane circuit, the
average error of the first and the second model for varying all
TTSV physical parameters is 2% and 4%, respectively.
The effect of the diameter of TTSVs, the thickness of the
dielectric liner, and the thickness of the silicon substrate are
investigated, respectively. Ignoring these effects can result in
significant overestimate of the temperature increase in 3-D ICs
where TTSVs are utilized, as demonstrated by a first-order
thermal analysis of a 3-D DRAM-𝜇P system. Adapting a 1-D
model, therefore, in a TTSV insertion/planning methodology
can result in excessive usage of TTSVs (a critical resource in
3-D ICs), with an immediate increase in the cost of the total
system.
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